Kontakt
Jak nakupovat
Doručení
Nákupní rádce
Design for Testability, Debug and Reliability
Angličtina
259 b
Až 30 dní na vrácení zboží
Zákazníci také koupili
/
Brožovaná
1 602
Kč
/
Brožovaná
1 266
Kč
/
Brožovaná
279
Kč
This book introduces several novel approaches to pave the way for the next generation of integrated circuits, which can be successfully and reliably integrated, even in safety-critical applications. The authors describe new measures to address the rising challenges in the field of design for testability, debug, and reliability, as strictly required for state-of-the-art circuit designs. In particular, this book combines formal techniques, such as the Satisfiability (SAT) problem and the Bounded Model Checking (BMC), to address the arising challenges concerning the increase in test data volume, as well as test application time and the required reliability. All methods are discussed in detail and evaluated extensively, while considering industry-relevant benchmark candidates. All measures have been integrated into a common framework, which implements standardized software/hardware interfaces.
Informace o knize
Angličtina
Darujte tuto knihu ještě dnes
Je to snadné
1 Přidejte knihu do košíku a zvolte doručit jako dárek 2 Obratem vám zašleme poukaz 3 Kniha dorazí na adresu obdarovanéhoMohlo by vás také zajímat
/
Brožovaná
522
Kč
/
Brožovaná
339
Kč
/
Pevná
629
Kč
