Kontakt
Jak nakupovat
Doručení
Nákupní rádce
Evaluation of a Field Programmable Gate Array Circuit Reconfiguration System
Angličtina
38 b
Až 30 dní na vrácení zboží
Zákazníci také koupili
/
Brožovaná
1 247
Kč
/
Brožovaná
813
Kč
/
Brožovaná
997
Kč
This research implements a circuit reconfiguration system (CRS) to reconfigure a field programmable gate array (FPGA) in response to a faulty configurable logic block (CLB). It is assumed the location of the fault is known and the CLB is moved according to one of four replacement methods: column left, column right, row up, and row down. Partial reconfiguration of the FPGA is done through the JTAG port to produce the desired logic block movement. The time required to accomplish the reconfiguration is measured for each method in both clear and congested areas of the FPGA. The measured data indicates there is no consistently better replacement method regardless of the circuit congestion or location within the FPGA. Thus, given a specific location in the FPGA, there is no preferred replacement method that will result in the lowest reconfiguration time.
Informace o knize
Angličtina
Kategorie
Darujte tuto knihu ještě dnes
Je to snadné
1 Přidejte knihu do košíku a zvolte doručit jako dárek 2 Obratem vám zašleme poukaz 3 Kniha dorazí na adresu obdarovanéhoMohlo by vás také zajímat
/
Pevná
1 042
Kč
/
Pevná
1 796
Kč
/
Brožovaná
445
Kč
/
Brožovaná
321
Kč
