Doprava zdarma při nákupu nad 1 499 Kč přes Zásilkovnu nebo PPL Box.

Zjistit stav objednávky

Staňte se součástí komunity milovníků knih z celého světa a získejte hromadu výhod. Založit účet zdarma

Doprava zdarma se Zásilkovnou nad 1 499 Kč

Kurýr DPD 69 Kč PPL shop 49 Kč Balíkovna 69 Kč PPL kurýr 74 Kč PPL box 39 Kč Balíkovna 49 Kč Výdejní místo DPD 49 Kč Zásilkovna 39 Kč

Kontakt

Jak nakupovat

Pomoc

Můj účet

▸ Prázdný :-(

Doprava zdarma při nákupu nad 1 499 Kč přes Zásilkovnu nebo PPL Box.

Instruction Level Parallelism

Name: Instruction Level Parallelism
Brand: LAP Lambert Academic Publishing
SKU: 06989549
Price: 1209 CZK
Availability: InStock
Author: Rajendra Kumar
ISBN: 9783659263873

Branch Prediction and Optimization

Rajendra Kumar

Jazyk

Angličtina

Kniha Brožovaná

Libristo kód: 06989549

Nakladatelství LAP Lambert Academic Publishing, listopad 2011

ILP is the methodology for execution of multiple instructions per cycle. It is now desirable to mode... Celý popis

Libristo kód: 06989549

121 b

1 209 Kč

U nakladatele na objednávku Odesíláme za 17-27 dnů

30 dní na vrácení zboží

Zákazníci také koupili

Puzzle Kouzelný vánoční čas 60 dílků

Puzzle

89 Kč

Iskusstvennyj intellekt v upravlenii avtomobil'nymi perevozkami Viktor Yanchelenko

Brožovaná

752 Kč

Hit Session, Drums

Noty

737 Kč

Kindeswohl und Kindeswohlgefährdung Urte Finger-Trescher

Brožovaná

509 Kč

ILP is the methodology for execution of multiple instructions per cycle. It is now desirable to modern processors for better performance. It has been observed that ILP is greatly forced by branch instructions. The main idea behind this concept is to use a step beyond the prediction of common branch and permitting the architecture to have the information about the CFG (Control Flow Graph) components of the program to have better branch decision for ILP. The navigation bandwidth of prediction mechanism depends upon the degree of ILP. It can be increased by increasing control flow prediction in procedural languages at compile time. The code generation for parallel register share architecture involves some issues that are not present in sequential code compilation and is inherently complex. To resolve such issues, a consistency contract between the code and the machine can be defined and a compiler is required to preserve the contract during the transformation of code. To achieve high level parallelism at faster clock speed it is necessary to require distribution of processor resource and avoiding primitive that require single cycle global communication.